

**NONPROVISIONAL PATENT
APPLICATION TRANSMITTAL RULE §1.53(b)
IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

ARENT FOX KINTNER PLOTKIN & KAHN, PLLC
1050 Connecticut Avenue, N.W.,
Suite 600
Washington, DC 20036-5339
Telephone: (202) 857-6000
Facsimile: (202) 638-4810

Docket No. P107317-00016

Date: October 6, 2000

Commissioner for Patents
Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 C.F.R. §1.53(b) is a nonprovisional patent application:

For (Title): CHARGE TRANSFER PATH HAVING LENGTHWISELY VARYING
CHANNEL WIDTH AND IMAGE PICKUP DEVICE USING IT

By (Inventors): Tetsuo YAMADA

- ☒ 26 pages of Specification/Claims 1-23/Abstract are attached.
- ☒ Formal drawings (Figs.1-11; 11 sheet(s) is attached.
- ☒ A Declaration and Power of Attorney is attached.
- ☒ An assignment of the invention to Fuji Photo Film Co., Ltd. is attached, along with Form PTO-1595 and a check for \$40.00.
- ☒ Priority of foreign application No. Hei 11-287335 filed October 7, 1999 in Japan is claimed under 35 U.S.C. §119.
- ☒ A certified copy of the above corresponding foreign application is attached.

The filing fee is calculated below and includes claim status after entry of any Preliminary Amendment noted above:

FOR:	NO. FILED	NO. EXTRA
BASIC FEE		
TOTAL CLAIMS	23 - 20	= 3
INDEP CLAIMS	3 - 3	= 0
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIMS		

SMALL ENTITY		OR	LARGE ENTITY	
RATE	FEE		RATE	FEE
	\$ 355	OR		\$ 710
x 9 =	\$	OR	x 18	\$ 54
x 40 =	\$	OR	x 80	\$
+135 =	\$	OR	+270	\$
TOTAL	\$	OR	TOTAL	\$ 764

- ☒ Check No. 302135 in the amount of \$804.00 is attached. Please charge any fee deficiency or credit any overpayment to Deposit Account No. 01-2300.

Respectfully submitted,

Douglas H. Goldhush
Registration No. 33,125

DHG:scc

CHARGE TRANSFER PATH HAVING LENGTHWISELY VARYING CHANNEL WIDTH AND IMAGE PICKUP DEVICE USING IT

This application is based on Japanese Patent Application HEI 11-287335, filed on October, 7, 1999, the entire contents of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

a) Field of the Invention

The present invention relates to a novel charge transfer path and a solid state image pickup device using it, and more particularly to a charge transfer path having an improved charge transfer performance and a solid state image pickup device using such a charge transfer path.

In this specification, transfer performance is intended to mean a concept including both a transfer speed and a transfer efficiency.

b) Description of the Related Art

A charge transfer path can be made by forming an vertically extending transfer channel region of a first conductivity type on the surface of a semiconductor region of a first conductivity type and forming a plurality of transfer electrodes on the surface of the transfer channel region via an insulating film. The transfer electrode capacitively couples the transfer channel region and can control the potential of the transfer channel region by adjusting a voltage applied to the electrode. In order to continuously transfer electric charges, a plurality of transfer electrodes are formed above the transfer channel region so that end portions of the electrodes are overlapped each other.

An example of semiconductor devices using such charge transfer paths

is a solid state image pickup device. A solid state image pickup device has photoelectric conversion elements disposed in a matrix shape in a light reception area and charge transfer paths formed near respective photoelectric conversion columns. Electric charges accumulated in each photoelectric conversion element are
5 read to and transferred to the charge transfer path to eventually supply the electric charges representative of image information to an external circuit.

Generally, photoelectric conversion elements are disposed in a square matrix shape and charge transfer paths are formed linearly along a column direction near respective photoelectric conversion element columns. Transfer electrodes for
10 controlling the potentials of charge transfer paths extend along a row direction and have each a shape retracting from the area of each photoelectric conversion element.

JP-A-8-288856 proposes a solid state image pickup device which adopts a pixel-shift layout shifting pixels about a half pitch in both column and row directions. Photoelectric conversion elements as pixels in each column are disposed
15 at a constant pitch, and photoelectric conversions in each row are disposed also at a constant pitch.

Photoelectric conversion elements in each even column are disposed shifted by about a half pitch thereof from photoelectric conversion elements in each odd column. Photoelectric conversion elements in each even row are disposed
20 shifted by about a half pitch thereof from photoelectric conversion elements in each odd row.

Fig. 11 is a schematic diagram showing the structure of such a solid state image pickup device. A number of pixels (photoelectric conversion elements) PIX are disposed in a matrix shape at a pitch P_V in the column direction and at a
25 pitch P_H in the row direction. Photoelectric conversion elements in adjacent columns are disposed shifted by about a half pitch of P_V in the column direction, and

photoelectric conversion elements in adjacent rows are disposed shifted by about a half pitch of P_H in the row direction.

A color filter is formed on each pixel PIX to form a color solid state image pickup device. Colors of respective pixels are represented by G (green), B (blue) and R (red). A channel stopper region CS extends in the column direction, surrounding one sides of pixels PIX and electrically insulating the photoelectric conversion element column from other columns. A vertical charge transfer channel is therefore formed in an area sandwiched between the channel stopper region CS and corresponding pixels PIX.

Charge transfer electrodes E1 and E2 extending in the row direction are formed by first and second polysilicon films formed on the semiconductor substrate surface via silicon oxide films. The first and second polysilicon films are covered with silicon oxide films to electrically insulate them.

Two charge transfer electrodes are formed for each row. In the arrangement shown in Fig. 11, one pixel PIX is formed for two rows in each column so that four transfer electrodes are formed for each pixel in each column. These four electrodes per pixel are four-phase driven so that electric charges read from each pixel can be transferred independently in the vertical direction.

A plurality of charge transfer electrodes for transferring electric charges in the charge transfer paths along the column direction are disposed being overlapped in the column direction. With the pixel shift layout, the positions of adjacent pixels can be disposed being overlapped in both row and column directions.

It is also easy to acquire a plurality of information pieces at the same position through interpolation of information of adjacent pixels. This pixel shift layout is therefore effective for obtaining an image at a high pixel density.

However, as the area of each pixel is increased, it is essential that the

transfer path has a zigzag-shape. A zigzag-shaped transfer path has a longer charge transfer distance than a linear transfer path. As the transfer distance becomes longer, the transfer time is likely to become long.

5 SUMMARY OF THE INVENTION

It is an object of the present invention to provide a charge transfer path capable of improving a transfer performance.

It is another object of the present invention to provide a solid image pickup device having a pixel shift layout capable of realizing high pixel integration and
10 improving a transfer performance of each transfer path without degrading the performance of photoelectric conversion elements.

It is still another object of the present invention to provide an efficient method of driving a solid state image pickup device having a pixel shift layout.

According to one aspect of the present invention, there is provided a
15 charge transfer path comprising: a semiconductor substrate having a surface region of a first conductivity type; a channel region formed in the surface region and extending as a whole along one direction (extension direction) on a surface of the semiconductor substrate, the channel region having a second conductivity type opposite to the first conductivity type and having a stripe plan shape defined by a pair
20 of side edges; an insulating film formed on the semiconductor substrate and covering the channel region; and a plurality of transfer electrodes formed on the insulating film and traversing the channel region, the transfer electrodes having an overlap structure that end portions of adjacent transfer electrodes overlap to define a plurality of border lines of the channel region, and defining a plurality of charge transfer sections
25 partitioned by the border lines in the channel region, wherein each transfer channel region includes a region where a plurality of charge transfer sections are juxtaposed

along a direction perpendicular to the extension direction.

According to another aspect of the present invention, there is provided a solid state image pickup device, comprising: (a) a semiconductor substrate defining a two-dimensional surface; (b) a number of photoelectric conversion elements
5 disposed on the surface of the semiconductor substrate along a plurality of rows and columns at constant pitches, the photoelectric conversion elements in an even column being shifted by about a half of a photoelectric conversion element pitch in the even column from the photoelectric conversion elements in an odd column, the photoelectric conversion elements in an even row being shifted by about a half of a
10 photoelectric conversion element pitch in the even row from the photoelectric conversion elements in an odd row, and each photoelectric conversion element column including only the photoelectric conversion elements in either the odd column or the even column; (c) a plurality of transfer channel regions formed on the semiconductor substrate, each being disposed near a corresponding photoelectric
15 conversion element column, having a stripe plan shape defined by a pair of side edges, and extending and weaving along the column direction; and (d) a plurality of transfer electrodes traversing the transfer channel regions and extending as a whole in the row direction, the transfer electrodes having an overlap structure that end portions of adjacent transfer electrodes overlap to define a plurality of border lines of
20 the transfer channel region, and defining a plurality of charge transfer sections partitioned by the border lines in the channel regions, wherein each transfer channel region includes a region where a plurality of charge transfer sections are juxtaposed along a direction perpendicular to the extension direction.

According to another aspect of the present invention, there is provided
25 a method of driving a solid state image pickup device, comprising: a semiconductor substrate defining a two-dimensional surface; a number of photoelectric conversion

elements disposed on the surface of the semiconductor substrate along a plurality of rows and columns at constant pitches, the photoelectric conversion elements in an even column being shifted by about a half of a photoelectric conversion element pitch in the even column from the photoelectric conversion elements in an odd column, the photoelectric conversion elements in an even row being shifted by about a half of a photoelectric conversion element pitch in the even row from the photoelectric conversion elements in an odd row, and each photoelectric conversion element column including only the photoelectric conversion elements in either the odd column or the even column; a plurality of transfer channel regions formed on the semiconductor substrate, each being disposed near a corresponding photoelectric conversion element column, having a stripe plan shape defined by a pair of side edges, and extending and weaving along the column direction; and a plurality of transfer electrodes traversing the transfer channel regions and extending as a whole in the row direction, the transfer electrodes having an overlap structure that end portions of adjacent transfer electrodes overlap to define a plurality of border lines of the transfer channel region, and defining a plurality of charge transfer sections partitioned by the border lines in the channel regions, wherein each transfer channel region includes a region where a plurality of charge transfer sections are juxtaposed along a direction perpendicular to the extension direction, the method comprising the steps of: accumulating electric charges in the photoelectric conversion elements; applying a read level voltage to a first charge transfer section near the photoelectric conversion elements and applying a transfer high level voltage to a second charge transfer section adjacent to the first charge transfer section in the row direction; and changing the voltage applied to the first charge transfer section to the transfer high level voltage.

With the arrangement described above, the transfer performance of a

charge transfer path can be improved.

A zigzag-shaped charge transfer path having a higher transfer performance than a linear charge transfer path can be realized.

A solid state image pickup device having a pixel shift layout is desired
5 to have zigzag-shaped charge transfer paths. Problems associated with zigzag-shaped charge transfer paths described above can be solved.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic plan view of a solid state image pickup device
10 according to a first embodiment of the invention.

Figs. 2A and 2B are a schematic diagram showing the surface layout of a semiconductor substrate with impurity doped regions formed therein and a cross sectional view of the substrate, according to the solid state image pickup device of the first embodiment.

15 Figs. 3A, 3B and 3C are a plan view showing the patterns of two-layered transfer electrodes and cross sectional views taken along lines IIIB-IIIB and IIIC-IIIC shown in Fig. 3A, according to the solid state image pickup device of the first embodiment.

Figs. 4A and 4B are a diagram showing sections of a charge transfer
20 channel and a schematic cross sectional view illustrating narrow channel effects, according to the solid state image pickup device of the first embodiment.

Fig. 5 is a schematic plan view showing electrical connection of a driver circuit according to the solid state image pickup device of the first embodiment. —

Fig. 6 is a timing chart schematically illustrating a method of driving the
25 solid state image pickup device of the first embodiment.

Fig. 7 is a plan view showing a modification of the first embodiment.

Figs. 8A and 8B are schematic plan views showing the structures of a solid state image pickup device according to a second embodiment of the invention and its modification.

Figs. 9A and 9B are schematic plan views showing the structures of a solid state image pickup device according to a third embodiment of the invention and its modification.

Figs. 10A, 10B, 10C and 10D are schematic plan views showing the patterns of a charge transfer path according to another embodiment of the invention.

Fig. 11 is a schematic diagram showing the structure of a solid state image pickup device proposed earlier by the present inventor.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Figs. 1 to 5 show a solid state image pickup device according to a first embodiment of the invention. Fig. 1 is a plan view of a semiconductor substrate with transfer electrodes formed thereon. Fig. 2A is a diagram showing an example of the surface layout of a semiconductor substrate with impurity doped regions formed therein. Fig. 2B is a schematic cross sectional view taken along line IIB-IIB shown in Fig. 2A. Fig. 3A is a schematic diagram showing the layout of two-layered polysilicon electrodes formed on the substrate surface, and Figs. 3B and 3C are schematic cross sectional views of the semiconductor substrate taken along lines IIIB-IIIB and IIIC-IIIC shown in Fig. 3A.

As shown in Fig. 1A, on the surface of a semiconductor substrate made of silicon or the like, n-type regions 3 are disposed in a matrix shape, as charge accumulation regions of photoelectric conversion elements. With the arrangement shown in Fig. 1, n-type regions 3 in an odd column are disposed being shifted by about a half pitch from n-type regions 3 in an even column, and also n-type regions 3

in an odd row are disposed being shifted by about a half pitch from n-type regions 3 in an even row.

As shown in Fig. 2A, a p^+ -type region 7 is formed extending in the column direction on the column left side and surrounding the left sides of n-type regions 3. The p^+ -type region 7 electrically isolates each column. An n-type region 5 is formed in a zigzag shape in the column direction, weaving between the p^+ -type region and the left side n-type region 3 in an area between adjacent p^+ -type regions 7. Between this n-type region 5 and n-type region 3, a p^- -type region 2 is exposed to constitute a read gate region.

As shown in Fig. 2B, the p^- -type region 2 is made of a p-type well formed in an n-type silicon substrate 1. In this p-type well 2, the n-type regions 3 and 5 and p^+ -type region 7 are formed. The n-type region 3 constitutes a charge accumulation region of a photodiode which forms a photoelectric conversion element as a pixel. The charge accumulation region is also called a photoelectric conversion element in this specification. The n-type region 5 constitutes a vertical transfer channel for transferring electric charges in the column direction. Each impurity doped region is formed, for example, by ion implantation and annealing to follow.

On the surface of the semiconductor substrate having the structure shown in Figs. 2A and 2B, an insulating film such as a silicon oxide film is formed through thermal oxidation and thereafter a stacked structure of transfer electrodes made of polysilicon or the like is formed.

Fig. 3A is a plan view showing the shape of a transfer electrodes. Figs. 3B and 3C are cross sectional views taken along lines IIIB-IIIB and IIIC-IIIC shown in Fig. 3A.

A thermal oxidation film 8 is formed on the semiconductor substrate surface, and a first layer polysilicon film is formed on this thermal oxidation film 8.

The first polysilicon layer is patterned through photolithography and etching to form first polysilicon transfer electrodes 11a and 11b. The first polysilicon transfer electrodes 11a and 11b have patterns such as shown in Fig. 3A and are disposed surrounding the upper side of the n-type regions 3 as charge accumulation regions.

5 After the first polysilicon transfer electrodes 11a and 11b are formed, an oxide film 9 is formed through thermal oxidation on the substrate surface. After the thermal oxidation film 9 is formed, a second polysilicon layer is formed over the substrate surface. The second polysilicon layer is patterned through photolithography and etching to form second polysilicon transfer electrodes 12a and 12b. The second polysilicon transfer electrodes have patterns indicated by two-dot chain lines in Fig. 3A and surround the lower side of the n-type regions 3.

10 As shown in Figs. 3B and 3C, the first polysilicon transfer electrodes 11 (collective representation of 11a and 11b) and second polysilicon transfer electrodes 12 (collective representation of 12a and 12b) have an overlapped structure with end portions being stacked upon each other.

15 The structure that the stacked transfer electrodes shown in Fig. 3A are formed on the substrate shown in Fig. 2A becomes as shown in Fig. 1.

After the stacked transfer electrodes 11 and 12 are formed, an insulating film 14 having a flat surface is formed over the stacked transfer electrodes 11 and 12, as shown in Figs. 3B and 3C. For example, the insulating film 14 is made of a lamination of a silicon oxide containing insulating film and an insulating film having a planarizing function. A color filter layer 15 is formed on this insulating film 14.

25 The color filter layer 15 covers the charge accumulation region 3 of each pixel and allows light having only a desired wavelength to become incident upon each pixel. A planarizing insulating film having a planarizing function is again

formed on the color filter layer 15, and a light shielding film is formed on the planarizing insulating film. The light shielding film has openings in areas corresponding to the charge accumulation regions. Another planarizing film having a planarizing function is again formed on the light shielding film, and micro lenses are formed on the planarizing film. For the general structure of a solid state image pickup device, for example, refer to the descriptions of embodiments in JP-A-61-25224.

As shown in Fig. 1, the transfer channel region 5 formed with the stacked transfer electrodes thereon is divided into a plurality of sections by the transfer electrodes. These sections are defined by border lines 6 of the first polysilicon transfer electrodes 11.

Fig. 4A is a schematic plan view showing sections of the transfer channel region 5. The transfer channel region 5 is divided into sections S1, S2, S3 and S4 by the first and second polysilicon transfer electrodes 11 and 12 formed over the channel region 5. These four sections S1 to S4 are disposed repetitively in the column direction.

The second polysilicon transfer electrode 12 is disposed in the first section S1. The first polysilicon transfer electrode 11 is disposed in the second section S2. Similarly, the second and first polysilicon transfer electrodes 12 and 11 are disposed respectively in the sections S3 and S4. An odd transfer column has a shape shifted by about a half pitch in the column direction from the shape of an even transfer column.

In the layout shown in Fig. 4A, each section has a narrow region and a wide region. Adjacent sections S1 and S2 contact each other at a border line 6a—having a long straight oblique side and short horizontal sides continuous with the long straight oblique side.

This oblique side is disposed in parallel to the edge of the transfer

channel region and divides the transfer channel region into two narrow regions disposed in the row direction. Each narrow region has a constant width. This region having the constant width presents uniform narrow channel effects. It is not necessary that the oblique side is strictly parallel to the side edge of the transfer channel region, but it is sufficient if the oblique side is substantially parallel to the side edge. On both sides of the juxtaposed narrow regions, wide regions are formed continuously with the narrow regions.

The wide regions of the sections S2 and S3 contact each other at a horizontal border line 6b. The wide region is less influenced by the narrow channel effects and has a low potential.

Fig. 4B is a cross sectional view schematically illustrating the narrow channel effects. An n-type region 18 is formed in a p⁻-type region 17. A built-in potential between the p⁻-type region 17 and n-type region 18 and an applied voltage form a depletion layer near a p-n junction between the p⁻-type region 17 and n-type region 18. A broken line 19 schematically shows one equipotential plane in the state that such a depletion layer is being formed. If the width of the n-type region 18 is small, the depletion layer expanding inward raises the potential at the bottom of a central region. The equipotential plane contracts not only in the width direction but also in the depth direction. The potential is therefore raised in the narrow semiconductor region by the narrow channel effects.

As the width of the charge transfer path becomes smaller, it becomes difficult not to be subjected from the narrow channel effects. As the width of the charge transfer changes, the charge transfer path has a potential distribution which makes it difficult to smoothly transfer electric charges. For example, the charge transfer path is formed so as to satisfy the condition that the n-type region is completely depleted only by a built-in potential.

Each section of the charge transfer path 5 shown in Fig. 4A has the wide region and narrow region. Since the width of the narrow region is constant, the narrow effects in the narrow region are uniform. The wide region has a higher percentage of being influenced by the narrow channel effects than the narrow region, and has a lower potential than the narrow region. Therefore, electric charges are more dominantly accumulated in the wide region than in the narrow region.

When electric charges are to be transferred from the section S4 to the section S1, the potential at the section S1 is lowered to transfer electric charges more dominantly accumulated in the wide region of the section S4 quickly to the wide region of the section S1. The transfer performance of charges from the section S4 to the section S1 can therefore be improved.

The sections S1 and S2 contact at the long border line 6a. When electric charges are to be transferred from the section S1 to the section S2, the potential at the section S2 is lowered to transfer electric charges in a direction traversing the long border line 6a. Namely, electric charges are transferred not along a lengthwise direction of the charge transfer path 5 but along the direction traversing the long border line 6a. Since the cross sectional area of the transfer region is large, the transfer performance of transferring electric charges across the border line 6a can be improved.

A high transfer performance can therefore be expected although the charge transfer path with the stacked transfer electrode structure has a zigzag shape as shown in Fig. 1. The transfer performance was measured, which confirmed a good transfer performance.

Fig. 5 illustrates how a driver circuit is connected to transfer electrodes.

The driver circuit is assumed to be a four-phase driver circuit. A first-phase driver source $\phi 1$ is connected to the second-layer transfer electrode 12a, and a second-

phase driver source $\phi 2$ is connected to the first-layer transfer electrode 11a. Similarly, third- and fourth-phase driver sources $\phi 3$ and $\phi 4$ are respectively connected to the second-layer and first layer transfer electrodes 12b and 11b.

Fig. 6 is a timing chart of signals illustrating a method of driving a solid state image pickup device using four-phase drive signals. Each drive signal takes a transfer high level H, a transfer low level L and a read level R higher than H. For example, the read level R is + 15 V at which level electric charges can be read from the charge accumulation region to the charge transfer path 5 via the p⁻-type region 2. The transfer high level H takes, for example, a ground potential, and the transfer low level takes, for example, - 8 V.

The operation of applying the read level signal to the second-layer transfer electrodes 12 will be described. The region disposed under the second-layer transfer electrode 12 in the p⁻-type region 2 becomes a read gate region 2r (refer to Figs. 1 and 2A).

As shown in Fig. 6, the first- and second-phase drive signals $\phi 1$ and $\phi 2$ are set to the high level and the third- and fourth-phase drive signals $\phi 3$ and $\phi 4$ are maintained at the low level. In this state, the first-phase drive signal $\phi 1$ is raised to the read level R. Upon application of this read level R, electric charges are read from charge accumulation regions 3a and 3c shown in Fig. 5 to the adjacent charge transfer path 5. Thereafter, the first-phase drive signal is again set to the transfer high level.

The read electric charges are distributed under the second-layer transfer electrodes 12a and first-layer transfer electrodes 11a. Since the whole width of the transfer channel region is used for charge accumulation, a read transfer performance can be improved. The first-phase drive signal may be set directly to the read level without once setting it to the transfer high level.

In this state, for example, electric charges accumulated in charge accumulation regions 3b and 3d shown in Fig. 5 are not still read to the charge transfer path but still remain in the charge accumulation regions 3b and 3d. In this state, therefore, electric charges have been read to a half of all the charge transfer paths 5 and still not read to the remaining half of all the charge transfer paths. In order to read electric charges to all transfer paths, it is necessary to further read electric charges from the photoelectric conversion elements 3b and 3d.

Next, the first- and second-phase drive signals $\phi 1$ and $\phi 2$ are set to the low level, and the third- and fourth-phase drive signals $\phi 3$ and $\phi 4$ are set to the transfer high level. Then, the third-phase drive signal $\phi 3$ is raised to the read level R.

Upon application of the read level, electric charges accumulated in the charge accumulation regions 3b and 3d shown in Fig. 5 are read to the adjacent charge transfer path 5.

In this state, the transfer electrodes are four-phase driven to transfer the read electric charges in the column direction.

In place of the driver circuit shown in Fig. 5, an eight-phase driver circuit may be connected to the transfer electrodes. By reading electric charges from a half of all charge accumulation regions and performing eight-phase driving, the transfer speed can be increased.

Fig.7 shows a modification of the first embodiment. In this modified arrangement, a border line 6b along which adjacent charge transfer paths face each other via the channel stopper region is slanted relative to the row direction. This slanted arrangement elongates the border line 6b. The cross sectional area through which electric charges transferred from one section to the next section is therefore made large. The transfer efficiency can be improved further.

Fig. 8A is a plan view of a solid state image pickup device according to

a second embodiment of the invention. Photoelectric conversion elements are disposed in a matrix shape in the pixel shift arrangement, charge transfer paths and channel stopper regions are disposed in the column direction, and transfer electrodes are disposed in the row direction.

5 A border line 6b along which adjacent charge transfer paths face each other via the channel stopper region is similar to the border line of the first embodiment. However, a border line 6a between two sections of the charge transfer path between obliquely adjacent charge accumulation regions is linear as different from the first embodiment.

10 Similar points to the first embodiment are that each section has a narrow region and a wide region and that the border line 6a is slanted relative to the row direction and disposed long in the charge transfer path. However, since the border line 6a is linear, the channel width in the narrower region changes continuously. Therefore, even under the narrow channel effects, a change in the potential is monotonous and continuous. Therefore, by applying a proper voltage, a possibility of making electric charges stay and be resident in the charge transfer path can be lowered. The transfer performance can be improved further.

15 As low and high level voltages are applied to adjacent sections, the potential of the section applied with the high level voltage lowers so that electric charges are highly efficiently transferred traversing the long border line 6a. Electric charges traversing the border line 6b are similar to the first embodiment.

20 Fig. 8B shows a modification of the second embodiment. The shapes of first- and second-layer transfer electrodes 11 and 12 are made different so that both border lines 6a and 6b are slanted relative to the horizontal direction. Since the border line 6b is slanted and its length is made longer, the charge transfer performance can be improved further.

Figs. 9A and 9B are schematic plan views showing the structure of a solid state image pickup device according to a third embodiment of the invention. In this embodiment, first-layer transfer electrodes 11a and 11b have a recess in the area adjacent to a read gate 2r, and the shapes of second-layer transfer electrodes 12a and 12b are changed correspondingly. Since the second-layer transfer electrode 12 has a partial area whose shape is like an unfolded fan, the read transfer performance can be improved further. More specifically, the width of a region along which electric charges are read from the charge accumulation region 3 to the adjacent charge transfer path 5 via the read gate 2r, becomes wide as viewed along the charge read direction. The efficient charge transfer can therefore be expected.

Fig. 9B shows a modification of the third embodiment.

The transfer electrodes 11 and 12 shown in Fig. 9A have each a laterally unsymmetrical shape. The transfer performance of transferring electric charges in the transfer path by applying drive signals to the transfer electrodes may be influenced by a difference of the transfer electrode shapes between adjacent transfer channels.

The transfer electrodes 11 and 12 shown in Fig. 9B have each a laterally symmetrical shape. Therefore, the transfer performance of transferring electric charges in the charge transfer path can be made uniform at each instance.

Although a solid state image pickup device having a pixel shift structure and weaving charge transfer paths has been described, the embodiment structures may be applied to charge transfer paths extending linearly. Further, although a solid state image pickup device has been described, the embodiment structures of charge transfer path may be applied to various types of charge transfer paths.

Figs. 10A to 10D are plan views showing examples of sections of a linear charge transfer path according to another embodiment of the invention.

Fig. 10A shows a linear charge transfer path 5 having a repetitive pattern of four sections S1, S2, S3 and S4. Each of the sections S1 to S4 has a wide region and a narrow region similar to the sections S1 to S4 shown in Fig. 4A. With this arrangement, a charge accumulation function of the wide region and an efficient charge transfer via a long border line 6a can be provided similar to the charge transfer described with reference to Fig. 4A.

Fig. 10B shows other sections in which the horizontal border lines 6a and 6b shown in Fig. 10A are slanted. Other structures are similar to Fig. 10A. Since the border line 6b is slanted, its length becomes longer and the transfer performance can be improved further. Although the boarder line is slanted relative to the side edge of the charge transfer path, a charge transfer progresses along a direction perpendicular to the border lines and the improved transfer performance described above becomes possible.

Fig. 10C shows a charge transfer path partitioned into same sections S by straight border lines 6 obliquely disposed throughout the transfer path 5. Since the border line 6 is slanted relative to the horizontal direction, its length becomes longer and the transfer performance can be improved.

Fig. 10D shows a charge transfer path partitioned by border lines of an upward chevron pattern. Since the border line 6 is slanted relative to the horizontal direction, its length becomes longer and the transfer performance can be improved.

If a border line is slanted relative to the horizontal or row direction, it is desired to set the slant angle to 5° or larger in order to make distinctive the slanted effects. Although each section of the charge transfer path has the same area, this area is not necessarily required to be the same. It is however preferable not to make a large difference between respective sections in order to realize an efficient charge transfer. For example, it is preferable that an area ratio between any two sections in

the same transfer path is in a range from 1 : 1 to 1 : 5 (or 5 : 1).

Although a charge transfer path having two-layered transfer electrodes has been described, a charge transfer path having three-layered or more transfer electrodes may be used. The drive method is not limited only to four-phase driving.

5 The present invention has been described in connection with the preferred embodiments. The invention is not limited only to the above embodiments. It is apparent that various modifications, improvements, combinations, and the like can be made by those skilled in the art.

WHAT IS CLAIMED IS:

1. A charge transfer path comprising:

a semiconductor substrate having a surface region of a first conductivity type;

5 a channel region formed in the surface region and extending as a whole along one direction (extension direction) on a surface of said semiconductor substrate, said channel region having a second conductivity type opposite to the first conductivity type and having a stripe plan shape defined by a pair of side edges;

10 an insulating film formed on said semiconductor substrate and covering said channel region; and

a plurality of transfer electrodes formed on said insulating film and traversing said channel region, said transfer electrodes having an overlap structure that end portions of adjacent transfer electrodes overlap to define a plurality of border lines of said channel region, and defining a plurality of charge transfer sections
15 partitioned by the border lines in said channel region,

wherein each transfer channel region includes a region where a plurality of charge transfer sections are juxtaposed along a direction perpendicular to the extension direction.

20 2. A charge transfer path according to claim 1, wherein shapes of said channel region and said transfer electrodes are selected so that at least some of said border lines have an angle of 5° or large relative to the perpendicular direction.

3. A charge transfer path according to claim 1, wherein at least some of said border
25 lines have a line segment generally parallel to the side edges.

4. A charge transfer path according to claim 1, wherein at least some of said charge transfer sections have a region whose width along the perpendicular direction changes monotonously.

5 5. A charge transfer path according to claim 1, wherein said channel region extends and periodically weaves along the extension direction, and at least some of the border lines have a line segment slanted by an angle of 5° or larger relative to the perpendicular direction in a region of said channel region slanted relative to the extension direction.

10 6. A charge transfer path according to claim 5, wherein adjacent charge transfer sections contact each other along a straight border line in the region of said channel region slanted relative to the extension direction.

15 7. A charge transfer path according to claim 1, wherein at least some of said charge transfer sections have each a wide region and a narrow region.

8. A charge transfer path according to claim 7, wherein the wide region is positioned at one end of said charge transfer section.

20 9. A charge transfer path according to claim 8, wherein adjacent charge transfer sections have both the wide region in a nearby area where the adjacent charge transfer sections contact.

25 10. A charge transfer path according to claim 7, wherein the narrow region reduces a width along the perpendicular direction more at a position remoter from the wide

region.

11. A solid state image pickup device, comprising:

(a) a semiconductor substrate defining a two-dimensional surface;

5 (b) a number of photoelectric conversion elements disposed on the surface of said semiconductor substrate along a plurality of rows and columns at constant pitches, said photoelectric conversion elements in an even column being shifted by about a half of a photoelectric conversion element pitch in the even column from said photoelectric conversion elements in an odd column, said photoelectric
10 conversion elements in an even row being shifted by about a half of a photoelectric conversion element pitch in the even row from said photoelectric conversion elements in an odd row, and each photoelectric conversion element column including only said photoelectric conversion elements in either the odd column or the even column;

15 (c) a plurality of transfer channel regions formed on said semiconductor substrate, each being disposed near a corresponding photoelectric conversion element column, having a stripe plan shape defined by a pair of side edges, and extending and weaving along the column direction; and

20 (d) a plurality of transfer electrodes traversing said transfer channel regions and extending as a whole in the row direction, said transfer electrodes having an overlap structure that end portions of adjacent transfer electrodes overlap to define a plurality of border lines of said transfer channel region, and defining a plurality of charge transfer sections partitioned by the border lines in said channel-
regions,

25 wherein each transfer channel region includes a region where a plurality of charge transfer sections are juxtaposed along a direction perpendicular to

the extension direction.

12. A solid state image pickup device according to claim 11, wherein shapes of said channel region and said transfer electrodes are selected so that at least some of said border lines have an angle of 5° or large relative to the perpendicular direction.

13. A solid state image pickup device according to claim 11, wherein at least some of said border lines have a line segment generally parallel to the side edges.

14. A solid state image pickup device according to claim 11, wherein at least some of said charge transfer sections have a region whose width along the perpendicular direction changes monotonously.

15. A solid state image pickup device according to claim 11, wherein said channel region extends and periodically weaves along the extension direction, and at least some of the border lines have a line segment slanted by an angle of 5° or larger relative to the perpendicular direction in a region of said channel region slanted relative to the extension direction.

16. A solid state image pickup device according to claim 15, wherein adjacent charge transfer sections contact each other along a straight border line in the region of said channel region slanted relative to the extension direction.

17. A solid state image pickup device according to claim 11, wherein at least some of said charge transfer sections have each a wide region and a narrow region.

18. A solid state image pickup device according to claim 17, wherein the wide region is positioned at one end of said charge transfer section.

19. A solid state image pickup device according to claim 18, wherein adjacent charge transfer sections have both the wide region in a nearby area where the adjacent charge transfer sections contact.

20. A solid state image pickup device according to claim 17, wherein the narrow region reduces a width along the perpendicular direction more at a position remote from the wide region.

21. A solid state image pickup device according to claim 11, wherein an area ratio between any two of the charge transfer sections is in a range from 1 : 1 to 1 : 5.

22. A method of driving a solid state image pickup device, comprising: a semiconductor substrate defining a two-dimensional surface; a number of photoelectric conversion elements disposed on the surface of the semiconductor substrate along a plurality of rows and columns at constant pitches, the photoelectric conversion elements in an even column being shifted by about a half of a photoelectric conversion element pitch in the even column from the photoelectric conversion elements in an odd column, the photoelectric conversion elements in an even row being shifted by about a half of a photoelectric conversion element pitch in the even row from the photoelectric conversion elements in an odd row, and each photoelectric conversion element column including only the photoelectric conversion elements in either the odd column or the even column; a plurality of transfer channel regions formed on the semiconductor substrate, each being disposed near a

corresponding photoelectric conversion element column, having a stripe plan shape defined by a pair of side edges, and extending and weaving along the column direction; and a plurality of transfer electrodes traversing the transfer channel regions and extending as a whole in the row direction, the transfer electrodes having an overlap structure that end portions of adjacent transfer electrodes overlap to define a plurality of border lines of the transfer channel region, and defining a plurality of charge transfer sections partitioned by the border lines in the channel regions, wherein each transfer channel region includes a region where a plurality of charge transfer sections are juxtaposed along a direction perpendicular to the extension direction, the method comprising the steps of:

(a) accumulating electric charges in the photoelectric conversion elements;

(b) applying a read level voltage to a first charge transfer section near the photoelectric conversion elements and applying a transfer high level voltage to a second charge transfer section adjacent to the first charge transfer section in the row direction; and

(c) changing the voltage applied to the first charge transfer section to the transfer high level voltage.

23. A method of driving a solid state image pickup device according to claim 22, wherein said steps (b) and (c) are repetitively executed relative to the photoelectric conversion elements in the odd and even rows.

ABSTRACT OF THE DISCLOSURE

A solid state image pickup device of high integration, high photoelectric conversion and high transfer performances is made of: a plurality of photoelectric conversion elements disposed in a matrix shape on the surface of a semiconductor substrate, the photoelectric conversion elements in an even column being shifted by about a half of a photoelectric conversion element pitch in the even column from the photoelectric conversion elements in an odd column, and the photoelectric conversion elements in an even row being shifted by about a half of a photoelectric conversion element pitch in the even row from the photoelectric conversion elements in an odd row; a plurality of transfer channel regions formed on the semiconductor substrate, each being disposed near a corresponding photoelectric conversion element column, having a stripe plan shape, and extending and weaving along the column direction; and a plurality of transfer electrodes traversing the transfer channel regions and extending as a whole in the row direction, the transfer electrodes having an overlap structure that end portions of adjacent transfer electrodes overlap to define a plurality of border lines of the transfer channel region, and defining a plurality of charge transfer sections partitioned by the border lines in the channel regions, wherein each transfer channel region includes a region where a plurality of charge transfer sections are juxtaposed along the row direction.

FIG.1




FIG.2A




FIG.2B




FIG.3A




FIG.3B




FIG.3C




FIG.4A




FIG.4B




FIG.5




FIG.6




FIG.7




FIG.8A




FIG.8B




FIG.9A




FIG.9B




FIG.10A




FIG.10B




FIG.10C




FIG.10D





FIG.11



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

CHARGE TRANSFER PATH HAVING
LENGTHWISELY VARYING CHANNELWIDTH AND IMAGE PICKUP DEVICE
USING IT

上記発明の明細書（下記の欄でx印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ 月 日 に提出され、米国出願番号または特許協定条約
国際出願番号を _____ とし、
(該当する場合) _____ に訂正されました。☐ was filed on _____
as United States Application Number or
PCT International Application Number
_____ and was amended on
_____ (if applicable).私は、特許請求範囲を含む上記訂正後の明細書を検討し、
内容を理解していることをここに表明します。I hereby state that I have reviewed and understand the contents of
the above identified specification, including the claims, as
amended by any amendment referred to above.私は、連邦規則法第37編第1条56項に定義されると
おり、特許資格の有無について重要な情報を開示する義務が
あることを認めます。I acknowledge the duty to disclose information which is material to
patentability as defined in Title 37, Code of Federal Regulations,
Section 1.56.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも一ヶ国を指定している特許協力条約365(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

Prior Foreign Application(s)

外国での先行出願
Heil 11-287335

Japan

(Number)
(番号)

(Country)
(国名)

(Number)
(番号)

(Country)
(国名)

07/10/99

(Day/Month/Year Filed)
(出願年月日)

(Day/Month/Year Filed)
(出願年月日)

Priority Not Claimed

優先権主張なし

私は、第35編米国法典119条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Application No.)
(出願番号)

(Filing Date)
(出願日)

私は、下記の米国法典第35編120条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)項に基づき権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Application No.)
(出願番号)

(Filing Date)
(出願日)

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)

(Status: Patented, Pending, Abandoned)
(現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書で私が行なう表明が真実であり、かつ私の入手した情報と私の信じることに基づき表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Japanese Language Declaration

(日本語宣言書)

委任状: 私は下記の発明者として、本出願に関する一切の手続きを特許庁事務局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁理士、または代理人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

特許送付元

And I hereby appoint as principal attorneys: David T. Nikaido, Reg. No. 22,663; Charles M. Marmelstein, Reg. No. 25,895; George E. Oram, Jr., Reg. No. 27,931; Robert B. Murray, Reg. No. 22,980; E. Marcie Emas, Reg. No. 32,131; Douglas H. Goldhush, Reg. No. 33,125; Monica Chin Kitts, Reg. No. 36,105; Richard J. Berman, Reg. No. 39,107; King L. Wong, Reg. No. 37,500; Karen K. Costantino, Reg. No. 35,107; James A. Poulos, III, Reg. No. 31,714; Patrick D. Muir, Reg. No. 37,403; Sharon N. Klesner, Reg. No. 36,335; and Murat Ozgu, Reg. No. 44,275; Bradley D. Goldizen, Reg. No. 43,637; and N. Alexander Nolte, Reg. No. 45,689.

直接電話連絡元: (名前及び電話番号)

Please direct all communications to the following address:
ARENT FOX KINTNER PLOTKIN & KAHN, PLLC
1050 Connecticut Avenue, N.W., Suite 600
Washington, D.C. 20036-5339
Tel: (202) 857-6000; Fax: (202) 857-6395

唯一または第一発明者名

Full name of sole or first inventor

Tetsuo YAMADA

発明者の署名

日付

Inventor's signature

Tetsuo Yamada

18 Sep, 2000

住所

Residence

Kurokawa-gun, Miyagi, Japan

国籍

Citizenship

Japanese

私書箱

Post Office Address

c/o FUJI FILM MICRODEVICES CO., LTD.

1-6, Matsuzakadaira, Taiwa-cho,
Kurokawa-gun, Miyagi, Japan

第二共同発明者名

Full name of second joint inventor, if any

第二共同発明者の署名

日付

Second inventor's signature

Date

住所

Residence

国籍

Citizenship

私書箱

Post Office Address

(第三以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)